

31046 U.S. PTO  
10/058005  
01/29/02

PATENT NUMBER and  
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10058005	01/29/2002	257		2811	
<b>**APPLICANTS:</b> Suzuki Kenji; Osajima Toru;					
<b>**CONTINUING DATA VERIFIED:</b>					
<b>** FOREIGN APPLICATIONS VERIFIED:</b> JAPAN 2001-102174 03/30/2001					
PG-PUB <input type="checkbox"/> DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>			
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no		35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no		ATTORNEY DOCKET NO	
Verified and Acknowledged Examiners's initials				100353-00096	
TITLE : Semiconductor integrated circuit configured to supply sufficient internal current					

U.S. DEPT. OF COMM / PAT & TM-PTO-436L (Rev. 12-94)

<b>NOTICE OF ALLOWANCE MAILED</b>		<b>CLAIMS ALLOWED</b>	
		Total Claims	Print Claim for O.G
<b>ISSUE FEE</b>		<b>DRAWING</b>	
Amount Due	Date Paid	Sheets Drwg.	Figs. Drwg.
			Print Fig.
<input type="checkbox"/> <b>TERMINAL DISCLAIMER</b>		Primary Examiner	
		Application Examiner	
		<b>PREPARED FOR ISSUE</b>	
<b>WARNING:</b> The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM  
(Attached in pocket on right inside flap)